jaseg
|
c2e293d976
|
Split project into individual source files and add license
|
2018-01-05 12:23:24 +01:00 |
|
jaseg
|
e3094b18d4
|
Firmware directory reorganization
|
2018-01-05 11:53:52 +01:00 |
|
jaseg
|
582e6d7786
|
Add discovery and addressing mechanism
|
2017-12-10 15:59:56 +01:00 |
|
jaseg
|
0dab3f4007
|
Add lots of doc and fix segment driving
|
2017-12-10 01:07:53 +01:00 |
|
jaseg
|
9b52622eab
|
Temperature/VCC ADC working
|
2017-09-02 12:23:39 +02:00 |
|
jaseg
|
446dbe6412
|
Now with working source extraction from firmware
|
2017-09-01 20:52:34 +02:00 |
|
jaseg
|
5a19ab0e84
|
Add missing files
|
2017-09-01 20:32:15 +02:00 |
|
jaseg
|
e6437f975b
|
UART magic seems to be working now
|
2017-09-01 20:26:05 +02:00 |
|
jaseg
|
a832816d61
|
Serial protocol now working including CRC
|
2017-08-24 00:52:18 +02:00 |
|
jaseg
|
95e1a03648
|
Add transpose test
|
2017-08-23 10:50:16 +02:00 |
|
jaseg
|
9eb92caa6c
|
working commit
|
2017-08-15 14:34:34 +02:00 |
|
jaseg
|
369c090955
|
Multiplexing is working
|
2017-08-14 12:51:49 +02:00 |
|
jaseg
|
84de029e74
|
fw working commit
|
2017-06-10 19:14:18 +02:00 |
|