No description
Find a file
jaseg 7fb1311a85 Something weird is happening with the hrtim master period
This new value gives much cleaner curves. I suspect that either we have
some issue with ADC sampling not being precise due to clock domain
crossings, or this is just interference and the new period hits a sweet
spot that is coherent with this interference.
2024-11-23 15:21:34 +01:00
fw Something weird is happening with the hrtim master period 2024-11-23 15:21:34 +01:00
sampling-mesh-monitor Add todos to board schematic 2024-11-23 13:59:24 +01:00
uut_mesh_board_cal Speed up display 2024-11-20 20:24:20 +01:00
uut_meshes Speed up display 2024-11-20 20:24:20 +01:00
uut_meshes_density Add todos to board schematic 2024-11-23 13:59:24 +01:00
.gitignore uut/mesh: Add mesh uut 2024-04-24 19:26:08 +02:00
.gitmodules redriver bringup WIP 2024-07-22 17:51:02 +02:00