jaseg/tachibana
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

WIP

Browse source
This commit is contained in:
jaseg 2021-06-16 16:21:03 +02:00
parent d77af42321
commit 4cf0ea0067
2 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

2
Artix-7-HDMI-processing.xpr
View file

@ -42,7 +42,7 @@
<Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
<Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
<Option Name="EnableBDX" Val="FALSE"/>
<Option Name="WTXSimLaunchSim" Val="113"/>
<Option Name="WTXSimLaunchSim" Val="119"/>
<Option Name="WTModelSimLaunchSim" Val="0"/>
<Option Name="WTQuestaLaunchSim" Val="0"/>
<Option Name="WTIesLaunchSim" Val="0"/>

6
src/window_matcher.v
View file

@ -95,8 +95,8 @@ module window_matcher(
assign end_x = marker_x + pattern_meta[2];
assign end_y = marker_y + pattern_meta[3];
assign win_hsync = win_hsync_int && in_hsync && pattern_locked;
assign win_vsync = win_vsync_int && in_vsync && pattern_locked;
assign win_hsync = win_hsync_int && last_hsync && pattern_locked;
assign win_vsync = win_vsync_int && last_hsync && pattern_locked;
assign win_blank = !win_hsync;
always @(posedge clk) begin
@ -195,7 +195,7 @@ module window_matcher(
endcase
end
if (pattern_data_rx && win_hsync_int && in_hsync) begin
if (pattern_data_rx && win_hsync_int && last_hsync) begin
out_data <= in_pxd;
out_data_valid <= 1'b1;
out_data_en <= 1'b1;