| .. |
|
platform.pretty
|
Foo
|
2019-10-31 23:01:48 +01:00 |
|
board_shape.dxf
|
Foo
|
2019-10-31 23:01:48 +01:00 |
|
board_shape.slvs
|
Foo
|
2019-10-31 23:01:48 +01:00 |
|
bottom_overlay.png
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
case_label.pdf
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
case_label.svg
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
case_label_print.pdf
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
case_label_print.svg
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
case_side_iec_socket_helper.pdf
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
case_side_iec_socket_helper.svg
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
case_side_usb_socket_helper.pdf
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
case_side_usb_socket_helper.svg
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
components.dcm
|
Foo
|
2019-10-31 23:01:48 +01:00 |
|
components.lib
|
Foo
|
2019-10-31 23:01:48 +01:00 |
|
converter_clip.scad
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
converter_clip.stl
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
fp-info-cache
|
thesis: expand introduction
|
2019-12-29 00:46:41 +01:00 |
|
fp-lib-table
|
Foo
|
2019-10-31 23:01:48 +01:00 |
|
gerber_grid_meas_platform_v01.zip
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
hiig_logo_binary.png
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
lid_switch_plunger.scad
|
thesis: expand introduction
|
2019-12-29 00:46:41 +01:00 |
|
lid_switch_plunger.stl
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
lid_switch_plunger_flex.scad
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
lid_switch_plunger_flex.stl
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
line_meas_divider.asc
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
line_pol_det.asc
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
platform-cache.lib
|
thesis: expand introduction
|
2019-12-29 00:46:41 +01:00 |
|
platform.csv
|
Foo
|
2019-10-31 23:01:48 +01:00 |
|
platform.kicad_pcb
|
thesis: expand introduction
|
2019-12-29 00:46:41 +01:00 |
|
platform.pro
|
Foo
|
2019-10-31 23:01:48 +01:00 |
|
platform.sch
|
Working on analysis
|
2020-02-04 16:49:58 +01:00 |
|
platform.xml
|
Foo
|
2019-10-31 23:01:48 +01:00 |
|
sym-lib-table
|
Foo
|
2019-10-31 23:01:48 +01:00 |
|
top_overlay.png
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
zip_tie_anchor.scad
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
|
zip_tie_anchor.stl
|
board bringup: adc, usart working
|
2020-01-23 14:38:36 +01:00 |
