jaseg/olsndot
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions
130 commits 1 branch 0 tags 7.8 MiB
Commit graph

16 commits

Author SHA1 Message Date
Karl Palsson
3b237a5288 hw1: update to current 
Not really sure, did I forget to checkin after shipping out? Something
got updated after a dot update of kicad?  revision control of pcbs and
schematics still sucks hard.
 2018-02-19 21:06:16 +00:00
Karl Palsson
3ebd1a0619 hw1: use explicit 10103594-0001LF part 
better fit
 2017-12-31 00:02:11 +00:00
Karl Palsson
e5faade848 hw1: commit with filled pours 2017-12-29 02:00:54 +00:00
Karl Palsson
558ad49923 hw1: termination wat 2017-12-29 01:39:58 +00:00
Karl Palsson
6e634937f8 hw1: discover reversed numbering on arduino connectors 
joy.  Fixed now against nucleo64 manuals.
 2017-12-29 01:31:12 +00:00
Karl Palsson
edcea804b1 hw1: more silk cleanup 2017-12-29 00:59:05 +00:00
Karl Palsson
f4c629f376 hw1: cleanup silk and start adding labels 2017-12-28 23:31:32 +00:00
Karl Palsson
411cc20856 hw1: shrinking after dropping arduino stuff 2017-12-27 22:31:49 +00:00
Karl Palsson
77ad686a08 hw1: drop arduinno style holes and board shape 
More to go, nno need for the silk and dead shapes, we just needed the
pin spacings
 2017-12-27 17:12:37 +00:00
Karl Palsson
b33de16ac9 "fix" grounds by tracks into pour 
"finish" routing, ignore DRC violations from disconnected usb shield on
pin 6.

Add boot0 jumper pad "just in case" but really kinda dumb, we've got a
debug header on it. Why bother with this?

Change paper size in schema to get more space.

TODO: add silk?
TODO: replace "arduino" shape with just the pinpoints.
 2017-12-17 22:28:07 +00:00
Karl Palsson
74b958c599 hw1: continued, just intermediate progress save 
wtf kicad, why aren't my grounds connected?!
 2017-12-11 22:02:56 +00:00
Karl Palsson
afb3081feb hw1: add crystal, more commentary 
probably need a crystal for usb :)

still needs footrints, will probably be any old 3225 part.
 2017-11-20 23:46:57 +00:00
Karl Palsson
9c78e2ae40 hw1: begin routing. 
Spun the host, laid most signal tracks.
todo: vcc, ground pour, then shuffle all LA connectors for ease of
routing.
 2017-11-19 23:33:38 +00:00
Karl Palsson
52238907c3 hw1: add in/out caps to 3v3 2017-11-17 23:14:23 +00:00
Karl Palsson
9994a66a3e hw1: schematic "finished" ? 
have I committed enough files for others to even open this?
 2017-11-17 23:00:50 +00:00
Karl Palsson
cb376f3959 WIP: hardware test partner round 1 
Not sure which kicad files are necessary and which are local yet!

Goal: fixed "host" board (this board) with socket for _any_ Nucleo64 st
board, giving access to test:
* DAC->ADC (both directions)
* I2C (both directions)
* SPI (both directions)
* Uart (both directions)

a socket for a cheap fx2 based logic analyser will be included, so that
sigrok can be used to capture tests of the actual line states.
 2017-10-07 15:20:00 +00:00