olsndot

jaseg/olsndot

Fork 0

Commit graph

Author	SHA1	Message	Date
Karl Palsson	3b237a5288	hw1: update to current Not really sure, did I forget to checkin after shipping out? Something got updated after a dot update of kicad? revision control of pcbs and schematics still sucks hard.	2018-02-19 21:06:16 +00:00
Karl Palsson	cb376f3959	WIP: hardware test partner round 1 Not sure which kicad files are necessary and which are local yet! Goal: fixed "host" board (this board) with socket for _any_ Nucleo64 st board, giving access to test: * DAC->ADC (both directions) * I2C (both directions) * SPI (both directions) * Uart (both directions) a socket for a cheap fx2 based logic analyser will be included, so that sigrok can be used to capture tests of the actual line states.	2017-10-07 15:20:00 +00:00

Author

SHA1

Message

Date

Karl Palsson

3b237a5288

hw1: update to current

Not really sure, did I forget to checkin after shipping out? Something
got updated after a dot update of kicad?  revision control of pcbs and
schematics still sucks hard.

2018-02-19 21:06:16 +00:00

Karl Palsson

cb376f3959

WIP: hardware test partner round 1

Not sure which kicad files are necessary and which are local yet!

Goal: fixed "host" board (this board) with socket for _any_ Nucleo64 st
board, giving access to test:
* DAC->ADC (both directions)
* I2C (both directions)
* SPI (both directions)
* Uart (both directions)

a socket for a cheap fx2 based logic analyser will be included, so that
sigrok can be used to capture tests of the actual line states.

2017-10-07 15:20:00 +00:00

2 commits